EP1K10TC100-2 vs EP1K10TC100-2N Comparison

Detailed side-by-side comparison of EP1K10TC100-2 by Intel and EP1K10TC100-2N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EP1K10TC100-2N EP1K10TC100-2N - ACEX-1K FPGA, 10K Gates, 576 Cells | Altera

EP1K10TC100-2N - ACEX-1K FPGA, 10K Gates, 576 Cells | Altera

EP1K10TC100-2N ⚠ Last Time Buy

Specification Comparison

Parameter EP1K10TC100-2 EP1K10TC100-2N
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Last_time_buy
Stock Status In Stock In Stock
Unit Price (USD) $9.85 $8.25
Family ACEX-1K ACEX-1K
Device Type FPGA (Field Programmable Gate Array) β€”
Logic Elements / Cells 576 576
Number of Logic Array Blocks (LABs/CLBs) 72 β€”
Total RAM Bits 12288 β€”
Number of Gates 10000 (typical); 56000 (maximum) β€”
Number of User I/O 66 β€”
Number of I/O Banks [DATA_NEEDED: number of I/O banks] β€”
Pin-to-Pin Logic Delay 0.5 ns β€”
Maximum Internal Frequency 200 MHz (per FPGAkey listing) β€”
Process Technology 0.22 ΞΌm CMOS 0.22 um CMOS
Core Supply Voltage (VCCINT) 2.375 V to 2.625 V (2.5 V nominal) β€”
I/O Supply Voltage (VCCIO) [DATA_NEEDED: VCCIO range] β€”
Operating Temperature 0 Β°C to 70 Β°C (TA, commercial) 0 C to +70 C (commercial)
Package 100-pin TQFP (TQFP-100) 100-pin TQFP (1.0 mm body, 0.5 mm pitch)
Mounting Type Surface Mount Surface Mount
Configuration Method SRAM, serial / JTAG (IEEE 1149.1) β€”
RoHS Status Compliant (per Heisener / DigiKey listings) Lead-free / RoHS compliant
Lead-Free Yes β€”
Typical Gates β€” 10,000
Logic Array Blocks (LABs) β€” 72
Embedded Memory (EAB) β€” 12,288 bits
Maximum User I/O β€” 66
Core Voltage (VCCINT) β€” 2.5 V
I/O Voltage (VCCIO) β€” 1.8 V / 2.5 V / 3.3 V / 5 V
Speed Grade β€” -2
Maximum Frequency β€” 200 MHz
Configuration Modes β€” Passive Serial, Active Serial, JTAG

Datasheets & Resources

Browse All Products Create BOM Request Quote