EP1M120F484C7N vs EP1M120F484C6N Comparison

Detailed side-by-side comparison of EP1M120F484C7N by Altera and EP1M120F484C6N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1M120F484C7N EP1M120F484C6N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $108.00 $56.50
Family Altera Mercury Mercury (APEX PLD platform)
System Gates 120,000 β€”
Logic Elements / Cells 4,800 β€”
Logic Array Blocks (LABs) 480 480
Embedded Memory (RAM bits) 49,152 β€”
Maximum User I/O Pins 303 β€”
Logic Family CMOS β€”
Core Supply Voltage 1.8 V β€”
Integrated Transceivers Yes - CDR to 1.25 Gbps β€”
Package Type 484-ball FineLine BGA (FCBGA) β€”
Package Code F484 β€”
Operating Temperature 0Β°C to 85Β°C (Commercial) 0C to 85C (commercial)
Temperature Grade Suffix C (Commercial, 0–85Β°C) β€”
Speed Grade 7 β€”
RoHS / Lead-Free Suffix N (lead-free) β€”
Process Node [DATA_NEEDED: process node] β€”
Transceiver Channels [DATA_NEEDED: number of transceiver channels] β€”
Typical Gates β€” 120,000
Logic Cells / Elements β€” 4,800
User I/Os β€” 303
Package β€” 484-ball FC-FBGA (FineLine BGA)
Core Supply Voltage (VCCINT) β€” 1.71 V to 1.89 V (1.8 V nominal)
Transceiver Data Rate β€” Up to 1.25 Gbps with CDR
Process Technology β€” CMOS
Architecture β€” LUT-based, optimized for high-speed interconnect
MultiCore Support β€” Yes (hot socketing)
Mounting Type β€” Surface Mount
MSL Level β€” 3 (per JEDEC J-STD-020)
RoHS Status β€” Compliant

Datasheets & Resources

Browse All Products Create BOM Request Quote