EP1SGX25DF672C6 vs EP1SGX25DF67216 Comparison

Detailed side-by-side comparison of EP1SGX25DF672C6 by Intel and EP1SGX25DF67216 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1SGX25DF672C6 EP1SGX25DF67216
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $96.50 $198.00
Series Stratix GX β€”
Logic Elements 25,660 LE 25,660
Number of LABs 2,566 β€”
Total RAM Bits 1,944,576 bits 1,944,576
User I/O Count 455 β€”
Number of Transceivers 6 channels (per Stratix GX family) β€”
Max Transceiver Data Rate 3.125 Gbps 3.1875 Gbps per channel
Core Voltage 1.5 V β€”
Operating Temperature 0C to +85C (commercial) Industrial, -40C to +100C (I-suffix family)
Package 672-BBGA FineLine BGA 672-ball FineLine BGA (DF672)
Package Dimensions 33 x 33 mm β€”
Ball Pitch 1.0 mm β€”
Mounting Type Surface Mount Surface Mount (BGA)
Lead-Free / RoHS Lead-Free (per FBGA suffix family) β€”
Process Technology CMOS β€”
Family β€” Stratix GX
Embedded Multipliers (18x18) β€” [DATA_NEEDED: 18x18 multiplier count]
Number of PLLs β€” 4
Number of Transceiver Channels β€” 8 (4 in each of 2 banks)
Min Transceiver Data Rate β€” 500 Mbps
Core Supply Voltage β€” 1.5 V
Auxiliary Supply Voltage β€” 3.3 V
I/O Supply Voltage β€” 1.5 V / 1.8 V / 2.5 V / 3.3 V (per bank)
Maximum User I/O Pins β€” [DATA_NEEDED: user I/O count for DF672 package]
On-Die Termination β€” Yes, 100-ohm differential
Pre-emphasis / Equalization β€” Programmable (transmitter pre-emphasis; receiver adaptive equalization)
Configuration Schemes β€” Passive serial, fast passive parallel, JTAG, Altera enhanced configuration
RoHS Status β€” Lead-free / RoHS compliant (per Altera product family documentation)

Datasheets & Resources

Browse All Products Create BOM Request Quote