EP20K100FC324-3 vs EP20K100EFC324-1N Comparison

Detailed side-by-side comparison of EP20K100FC324-3 by Intel and EP20K100EFC324-1N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP20K100FC324-3 EP20K100EFC324-1N
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $42.10 $108.00
Series APEX 20K β€”
Family APEX 20K (non-KE) APEX-20KE
System Gates 100,000 β€”
Logic Elements 4,160 β€”
Maximum Logic Blocks 26 β€”
Embedded Memory (RAM bits) 53,248 β€”
User I/O Pins 252 β€”
Total RAM bits 53,248 β€”
Process Technology 0.22 Β΅m CMOS 0.15 Β΅m all-layer copper CMOS
Core Supply Voltage 2.5 V β€”
Maximum Internal Frequency 167 MHz β€”
Propagation Delay 1.6 ns 1.6 ns
Speed Grade -3 (slowest) β€”
Package 324-pin FBGA (Fine-pitch BGA) 324-BGA (FineLine BGA)
Package Body Size 45 x 45 mm β€”
Ball Pitch 1.27 mm β€”
Operating Temperature 0 Β°C to 85 Β°C (Commercial) 0 C to 85 C
Programming Interface IEEE 1149.1 JTAG β€”
Mounting Type Surface Mount β€”
RoHS Status [DATA_NEEDED: RoHS status] β€”
Lead-Free [DATA_NEEDED: lead-free status] β€”
Device Type β€” FPGA (Field Programmable Gate Array)
Logic Elements (LEs) β€” 4160
Typical Gates β€” 100,000
Maximum User I/O β€” 246
Embedded System Blocks (ESBs) β€” 53248 bits
Internal Operating Frequency β€” 250 MHz
Core Voltage β€” 1.8 V
I/O Standard Support β€” LVDS, SSTL, HSTL, LVTTL, LVCMOS
JTAG Support β€” IEEE 1149.1 boundary-scan
Programming Technology β€” SRAM-based (volatile, requires configuration device)
MultiVolt I/O β€” 1.8 V core with 3.3 V / 5.0 V I/O support

Datasheets & Resources

Browse All Products Create BOM Request Quote