EP2A40F1020C7N vs EP2A40F1020C9ES Comparison

Detailed side-by-side comparison of EP2A40F1020C7N by Intel and EP2A40F1020C9ES by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP2A40F1020C7N EP2A40F1020C9ES
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $198.00 $98.00
Family APEX II APEX II
Technology 0.15 Β΅m all-layer copper CMOS, up to 8 metal layers β€”
System Gates 1,500,000 (1.5 M) 1.5 M
Logic Elements 38,400 β€”
Embedded Memory ESB-based, 504 Kbits total Embedded System Blocks (ESBs) - RAM/ROM
Maximum Internal Performance 562 MHz β€”
Propagation Delay 1.55 ns β€”
User I/O Pins 735 β€”
PLLs 4 β€”
Clock Networks 12 β€”
True-LVDS Data Rate 1 Gbps β€”
Supported I/O Standards True-LVDS, LVPECL, PCML, HyperTransport, LVTTL, LVCMOS, PCI, SSTL β€”
Core Supply Voltage 1.5 V nominal (1.425 V – 1.575 V) 1.5 V
Logic Family CMOS β€”
Package FC-FBGA-1020, 33 Γ— 33 mm, 1.0 mm pitch, fine-line 1020-pin FC-FBGA
Operating Temperature 0 Β°C to +85 Β°C (commercial, C7 grade) [DATA_NEEDED: operating temperature grade]
Terminal Form BGA ball (flip-chip) β€”
Mounting Type Surface Mount Surface Mount
Logic Cells / Elements β€” 38,400
Maximum Internal Clock Frequency β€” 366 MHz
Process Technology β€” 0.15 Β΅m CMOS
Package Type β€” Flip-Chip Fine-Pitch Ball Grid Array
I/O Standards β€” LVDS and other high-speed standards (per family datasheet)
RAM Support β€” Synchronous and asynchronous
RoHS Status β€” [DATA_NEEDED: RoHS status]
Lead-Free β€” [DATA_NEEDED: lead-free status]

Datasheets & Resources

Browse All Products Create BOM Request Quote