EPC16QC100DM vs EPC16SI16N Comparison

Detailed side-by-side comparison of EPC16QC100DM by Intel and EPC16SI16N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC16QC100DM EPC16SI16N
Brand Intel Intel
Category Memory ICs FPGA & CPLD
Lifecycle Status Nrnd Last_time_buy
Stock Status In Stock In Stock
Unit Price (USD) $15.85 $4.35
Memory Type Non-volatile Configuration PROM (NOR flash) Non-volatile flash (enhanced configuration device)
Memory Density 16 Mbit (2 Mbyte) β€”
Configuration Interface Serial (SPI-compatible, Altera FPP mode) β€”
Core Supply Voltage (VCC) 3.0 V to 3.6 V β€”
I/O Voltage (VIO) 2.5 V / 3.3 V selectable β€”
Output Voltage (VPP) 1.8 V / 2.5 V / 3.3 V selectable β€”
Maximum DCLK Frequency 40 MHz β€”
Cascadable Yes (multi-device daisy chain via nCASC) β€”
In-System Programming Yes (IEEE 1532 / JTAG) β€”
Program/Erase Cycles [DATA_NEEDED: program/erase cycle endurance] β€”
Data Retention [DATA_NEEDED: data retention years] β€”
Operating Temperature Range -40 C to +85 C (industrial) β€”
Package 100-pin PQFP (QFPA) 16-pin SOIC (300 mil, 'SI' suffix)
Package Code Q100 + DM suffix β€”
Lead-Free / RoHS [DATA_NEEDED: lead-free status] β€”
Compatible FPGA Families Stratix, Cyclone, APEX, ACEX β€”
MSL Level [DATA_NEEDED: MSL rating] [DATA_NEEDED: MSL level]
Memory Size β€” 16 Mb (16,777,216 bits)
Interface β€” Altera enhanced serial configuration (DCLK, DATA, nCS, nRESET, nSTATUS)
Programming Interface β€” JTAG (IEEE 1149.1 boundary scan)
Maximum Operating Frequency β€” 40 MHz (fast configuration mode)
Operating Supply Voltage β€” 3.3 V (typ)
Operating Temperature β€” -40 C to +85 C (industrial, 'SI' suffix)
Mounting Type β€” Surface Mount
Lead-Free / Finish β€” Lead-free (matte tin), 'N' suffix
RoHS Status β€” Compliant
In-System Programmability β€” Yes (via JTAG, multiple reprogramming cycles)
Compatible FPGA Series β€” Altera Stratix II, Stratix III, Cyclone, Cyclone II, Cyclone III
Configuration Daisy-Chaining β€” Supported (multiple devices / multiple FPGAs)
On-Chip Charge Pump β€” Integrated (no external VPP required)

Datasheets & Resources

Browse All Products Create BOM Request Quote