EPC16QI100TBAC vs EPC16QI100T Comparison

Detailed side-by-side comparison of EPC16QI100TBAC by Altera and EPC16QI100T by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPC16QI100TBAC

EPC16QI100TBAC - Altera Enhanced Configuration PROM 16Mb | FPGA

EPC16QI100TBAC ⚠ Last Time Buy
Altera
EPC16QI100T

EPC16QI100T - 16Mb FPGA Configuration PROM | Altera | PQFP-100

EPC16QI100T Obsolete

Specification Comparison

Parameter EPC16QI100TBAC EPC16QI100T
Brand Altera Altera
Category Memory ICs FPGA & CPLD
Lifecycle Status Last_time_buy Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $15.95 $9.75
Memory Density 16 Mbit (2 Mbyte) β€”
Memory Type Flash (Enhanced Configuration Device) β€”
Supply Voltage 3.3 V 3.3 V
Configuration Modes Passive Parallel Synchronous (PPS), Passive Parallel Asynchronous (PPA), Passive Serial (PS) β€”
Maximum Configuration Clock 40 MHz β€”
Number of Configuration Pages Up to 8 (selectable via PGM[2..0]) β€”
Package 100-pin PQFP (20 x 14 mm) 100-pin PQFP (Plastic Quad Flat Pack), 20x14 mm
In-System Programmable Yes (via JTAG / IEEE 1149.1) β€”
JTAG Support Yes (IEEE 1149.1 boundary-scan and programming) β€”
Supported FPGA Families Altera Stratix, Cyclone, Arria series β€”
Data Compression Supported (15-30% density gain depending on target FPGA) β€”
Operating Temperature -40C to +85C (industrial) -40C to +85C (industrial)
Mounting Type Surface Mount (PQFP) Surface Mount
MSL Level 3 (168 hours) [DATA_NEEDED: MSL rating]
Lead-Free / RoHS Lead-free (per JEDEC J-STD-020); RoHS compliance: [DATA_NEEDED] β€”
Dynamic Reconfiguration Yes (page mode via PGM[2..0] pins) β€”
Configuration Controller Integrated Built-in (nCONFIG, nSTATUS, CONF_DONE handshake)
Programming Interface JTAG / 4-wire passive serial β€”
Product Type β€” Enhanced Configuration PROM (Flash)
Memory Size β€” 16 Mbit
Configuration Data Width β€” Serial or 8-bit parallel (FPGA mode dependent)
Programmable Interface β€” IEEE 1149.1 JTAG (in-system programmable)
Compression Support β€” Yes (Altera FPGA-side decompression)
Page-Mode Configuration β€” Yes (multi-device daisy chain)
Supported FPGAs β€” Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K
Shipping Media β€” Tape and Reel (suffix T)
RoHS Status β€” [DATA_NEEDED: RoHS compliance]

Datasheets & Resources

Browse All Products Create BOM Request Quote