EPF6016QC208-3N vs EPF6016QC208 Comparison

Detailed side-by-side comparison of EPF6016QC208-3N by Altera and EPF6016QC208 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPF6016QC208-3N EPF6016QC208
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $20.40 $23.50
Family FLEX 6000 FLEX 6000
Logic Elements / Cells 1,320 cells β€”
Usable Gates 16,000 gates β€”
Logic Array Blocks (LABs) 132 132 LABs (10 LEs per LAB)
Maximum User I/O 171 171 I/O pins
Maximum Operating Frequency 125 MHz (internal, per family spec) β€”
Internal Toggle Rate Up to 172 MHz β€”
Process Technology 0.42 Β΅m CMOS, SRAM-based 0.42 um CMOS (SRAM-based)
Core Supply Voltage (VCCINT) 5.0 V β€”
I/O Supply Voltage (VCCIO) 3.3 V or 5.0 V β€”
Package 208-pin PQFP (Power Quad Flat Pack) PQFP-208 (Plastic Quad Flat Pack)
Mounting Type Surface Mount Surface Mount
Configuration Method Serial configuration EPROM or JTAG (ByteBlaster) β€”
Operating Temperature 0 Β°C to +85 Β°C (commercial) 0C to 70C (commercial)
RoHS Status unknown Non-compliant (legacy 5V PQFP, contains lead)
Lifecycle Obsolete (Altera FLEX 6000 family EOL) β€”
Equivalent Gates β€” 16,000 gates
Logic Cells / Logic Elements (LEs) β€” 1,320 LEs
Maximum Internal Frequency β€” 125 MHz
Supply Voltage (VCCINT) β€” 5.0 V
I/O Standard Support β€” 5.0 V CMOS (3.3 V VCCIO supported)
Configuration Memory β€” SRAM (volatile, requires external config EPROM)
Pin Count β€” 208 pins
JTAG Support β€” IEEE Std 1149.1 boundary scan
Configuration Device Compatibility β€” EPC1, EPC2 (legacy Altera config PROMs)

Datasheets & Resources

Browse All Products Create BOM Request Quote