EPM3064ATC100-10N vs EPM3128ATC144-5N Comparison
Detailed side-by-side comparison of EPM3064ATC100-10N by Altera and EPM3128ATC144-5N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM3064ATC100-10N - MAX 3000A CPLD, 64 Macrocells, 66 I/O | Altera
EPM3064ATC100-10N β Active
Specification Comparison
| Parameter | EPM3064ATC100-10N | EPM3128ATC144-5N |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Active | Last_time_buy |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $2.43 | $13.75 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD - Complex Programmable Logic Device |
| Macrocells | 64 | 128 |
| Logic Array Blocks (LABs) | 2 | β |
| Maximum User I/O Pins | 66 | β |
| Usable Gates | 1,250 | 2500 |
| Pin-to-Pin Delay (tPD) | 10 ns | β |
| Supply Voltage (VCCINT) | 3.3 V (3.0 V to 3.6 V) | β |
| In-System Programmability | Yes - IEEE Std. 1149.1 JTAG, IEEE Std. 1532 | Yes (3.3-V via JTAG) |
| Boundary-Scan Test (BST) | Yes - JTAG compliant | β |
| Configuration Memory | Non-volatile EEPROM | β |
| Program/Erase Cycles | 100 minimum | β |
| MultiVolt I/O | Yes - 1.8 V / 2.5 V / 3.3 V / 5 V tolerant | β |
| Operating Temperature | 0C to +70C (commercial) | 0C to 70C (Commercial) |
| Package | 100-pin TQFP | 144-pin TQFP (20x20 mm) |
| Mounting Type | Surface Mount | Surface Mount |
| RoHS Status | Compliant (lead-free) | Compliant (lead-free) |
| Logic Family | β | CMOS |
| User I/O | β | 96 |
| Pin-to-Pin Logic Delay | β | 5 ns |
| Counter Frequency | β | up to 227.3 MHz |
| Supply Voltage (Core) | β | 3.3 V |
| I/O Logic Levels Supported | β | 5.0 V / 3.3 V / 2.5 V (MultiVolt) |
| JTAG Boundary Scan | β | IEEE Std 1149.1 compliant |