EPM3064ATC100-4 vs EPM3064ATC100-7 Comparison

Detailed side-by-side comparison of EPM3064ATC100-4 by Altera and EPM3064ATC100-7 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3064ATC100-4 EPM3064ATC100-7
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $5.20 $3.08
Family MAX 3000A MAX 3000A
Device Type CPLD (EEPROM-based) β€”
Macro Cells 64 β€”
Logic Array Blocks (LABs) 2 2
Usable Gates 1,250 (range 600 to 10,000 across family) 1,250
Maximum User I/O Pins 34 β€”
Pin-to-Pin Delay (tPD) 4.5 ns β€”
Counter Frequency (fCNT) 227.3 MHz β€”
Internal Performance 222.2 MHz β€”
Supply Voltage VCCINT 3.3 V β€”
I/O Voltage (MultiVolt) 2.5 V / 3.3 V / 5.0 V β€”
In-System Programming Yes (IEEE 1149.1 JTAG) β€”
Process Technology CMOS EEPROM β€”
Package 100-pin TQFP 100-pin TQFP
Mounting Type Surface Mount Surface Mount
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: industrial temp grade option] 0C to +70C (commercial)
RoHS Status unknown β€”
Architecture 5-level Altera MAX β€”
Macrocells β€” 64
Maximum User I/Os β€” 66 (in 100-pin TQFP)
Pin-to-Pin Propagation Delay (tPD) β€” 7.5 ns (-7 speed grade)
Maximum Internal Counter Frequency β€” 135.1 MHz
Supply Voltage - VCCINT (Core) β€” 3.3 V
Supply Voltage - VCCIO (I/O) β€” 2.5 V or 3.3 V (5.0 V tolerant inputs)
Technology β€” CMOS EEPROM
In-System Programming (ISP) β€” Yes, via IEEE 1149.1 JTAG
PCI Compliance β€” PCI Local Bus Specification Revision 2.2
JTAG Boundary Scan β€” Yes
Lead Free / RoHS β€” Compliant (modern shipments)

Datasheets & Resources

Browse All Products Create BOM Request Quote