EPM3064ATI44-10NAD vs EPM3064ATC44-7N Comparison

Detailed side-by-side comparison of EPM3064ATI44-10NAD by Altera and EPM3064ATC44-7N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3064ATI44-10NAD EPM3064ATC44-7N
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $4.10 $2.30
Family MAX 3000A MAX 3000A
Macrocells 64 β€”
Usable Gates 1,250 1,250
Logic Array Blocks (LABs) 4 (16 macrocells each) β€”
User I/Os (max) 34 β€”
Pin-to-Pin Delay (tPD) 10 ns 7.5 ns
Setup Time (tSU) 4.5 ns β€”
Core Voltage (VCCINT) 3.3 V β€”
I/O Voltage (VCCIO) 3.3 V or 2.5 V β€”
Package TQFP-44 44-pin TQFP
Operating Temperature -40C to +85C (Industrial) 0Β°C to +85Β°C (commercial)
Programming Interface JTAG (IEEE Std. 1532 compliant) β€”
In-System Programmable Yes β€”
RoHS Status Compliant Compliant
Mounting Type Surface Mount Surface Mount
Device Type β€” CPLD (Complex Programmable Logic Device)
Macro Cells β€” 64
Logic Array Blocks β€” 2
User I/O Pins β€” 34
Number of Pins β€” 44
Speed Grade β€” -7 (7.5 ns pin-to-pin delay)
Maximum Counter Frequency β€” 192.3 MHz (-7 grade)
Supply Voltage (VCC) β€” 3.3 V
MultiVolt I/O β€” 1.8 V / 2.5 V / 3.3 V
Programmability β€” EEPROM, in-system programmable (ISP)
JTAG Interface β€” IEEE Std. 1149.1 compliant
ISP Standard β€” IEEE Std. 1532 compliant
Boundary-Scan Test (BST) β€” Built-in, JTAG-driven

Datasheets & Resources

Browse All Products Create BOM Request Quote