EPM3512AFC256-10N vs EPM3512AFC-7N Comparison

Detailed side-by-side comparison of EPM3512AFC256-10N by Altera and EPM3512AFC-7N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AFC256-10N EPM3512AFC-7N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Active
Stock Status In Stock In Stock
Unit Price (USD) $43.22 $26.40
Family MAX 3000A MAX 3000A
Macrocells 512 512
Usable Gates 10000 β€”
User I/O Pins 208 β€”
Logic Array Blocks (LABs) [DATA_NEEDED: number of LABs] 16
Operating Frequency (fMAX) [DATA_NEEDED: fMAX MHz] β€”
Pin-to-Pin Delay (tPD) 10 ns β€”
Setup Time (tSU) 4.5 ns β€”
VCCINT (Core Supply) 3.3 V β€”
VCCIO (I/O Supply) 3.3 V or 2.5 V β€”
Technology CMOS EEPROM-based, non-volatile β€”
Operating Temperature (Commercial) 0 C to +70 C β€”
Package 256-ball FBGA (17 mm x 17 mm) BGA-256 (FineLine BGA)
ISP Interface IEEE Std. 1149.1 JTAG, IEEE Std. 1532 β€”
Mounting Type Surface Mount (BGA) Surface Mount (BGA)
MSL Level [DATA_NEEDED: MSL rating] β€”
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status]
Device Type β€” CPLD (Complex Programmable Logic Device)
User I/Os β€” 208
Dedicated Inputs β€” 16
Propagation Delay (tPD) β€” 7.5 ns (speed grade -7)
Logic Family β€” CMOS, EEPROM-based
Core Supply Voltage (VCCINT) β€” 3.3 V
I/O Supply Voltage (VCCIO) β€” MultiVolt: 1.8 V / 2.5 V / 3.3 V / 5.0 V tolerant
In-System Programmability β€” Yes - IEEE Std. 1532 / JTAG (IEEE 1149.1)
Programming Interface β€” JTAG (4-wire TCK/TMS/TDI/TDO)
Operating Temperature β€” 0 C to +70 C (commercial)

Datasheets & Resources

Browse All Products Create BOM Request Quote