EPM3512AFC256-18 vs EPM3512AFC256-21 Comparison

Detailed side-by-side comparison of EPM3512AFC256-18 by Altera and EPM3512AFC256-21 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AFC256-18 EPM3512AFC256-21
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $17.20 $18.75
Family MAX 3000A β€”
Macrocells 512 β€”
Logic Array Blocks (LABs) 16 16
Maximum User I/O Pins 212 β€”
Pin-to-Pin Delay (tPD1) 18 ns β€”
Global Clock Networks 4 β€”
VCCINT (Core Supply) 3.0 V to 3.6 V (3.3 V typical) β€”
VCCIO (I/O Supply) 2.5 V or 3.3 V (MultiVolt) β€”
Operating Temperature [DATA_NEEDED: industrial/commercial grade] -40C to +85C (industrial)
Programming Technology EEPROM (non-volatile) β€”
In-System Programming IEEE Std. 1532 / JTAG (IEEE Std. 1149.1) β€”
Package 256-ball FineLine BGA (FCBGA) FBGA-256 (FineLine BGA)
Ball Pitch 1.0 mm β€”
RoHS Status [DATA_NEEDED: not specified in retrieved data] [DATA_NEEDED: RoHS compliance status]
Mounting Type Surface Mount Surface Mount (BGA)
Device Family β€” MAX 3000A
Logic Elements / Macrocells β€” 512 macrocells
Usable Gates β€” 10,000
Maximum Operating Frequency β€” 87 MHz
Supply Voltage - Core (VCCINT) β€” 3.3 V
I/O Supply Voltage (VCCIO) β€” 2.5 V / 3.3 V / 5.0 V (multi-volt I/O)
Programmable Pins (max) β€” [DATA_NEEDED: maximum user I/O pin count]
Programming Interface β€” JTAG / IEEE Std. 1532 ISP
Memory Type β€” Non-volatile EPROM/EEPROM cell array
Lead-Free β€” [DATA_NEEDED: lead-free status]

Datasheets & Resources

Browse All Products Create BOM Request Quote