EPM3512AFC256-19 vs EPM3512AFC256-20 Comparison

Detailed side-by-side comparison of EPM3512AFC256-19 by Altera and EPM3512AFC256-20 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AFC256-19 EPM3512AFC256-20
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $10.85 $9.75
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) β€”
Macrocells 512 512
Usable Gates 10000 β€”
Logic Array Blocks (LABs) 16 β€”
Maximum Operating Frequency 80 MHz β€”
Pin-to-Pin Delay (tPD) 7.5 ns β€”
Speed Grade -19 -20 (20 ns tPD)
User I/O Pins 208 β€”
Package 256-ball FineLine BGA (FC) 256-ball FBGA (Fine-pitch BGA)
Supply Voltage VCCINT 3.3 V β€”
I/O Supply Voltage VCCIO 2.5 V or 3.3 V (5.0 V tolerant inputs) β€”
Programming Interface JTAG (IEEE 1149.1) / ISP (IEEE 1532) β€”
Process Technology 0.30 Β΅m CMOS EEPROM β€”
Operating Temperature -40C to +85C (industrial) [DATA_NEEDED: operating temperature range]
Non-volatile Configuration Yes (EEPROM-based) β€”
Mounting Type Surface Mount Surface Mount
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance status]
Typical Usable Gates β€” 10,000
Pin Count β€” 256
Operating Voltage (VCCINT) β€” 3.3 V (3.0 V to 3.6 V)
I/O Voltage (VCCIO) β€” 2.5 V or 3.3 V (5.0 V tolerant inputs)
I/O Standards β€” LVTTL, LVCMOS, 2.5 V, 3.3 V, 5.0 V tolerant
Program Memory Type β€” EEPROM (non-volatile)
In-System Programmability β€” Yes (JTAG IEEE 1149.1)
JTAG Support β€” Yes (boundary-scan + ISP)
MSL Level β€” [DATA_NEEDED: MSL moisture sensitivity level]
Configuration Memory β€” Internal EEPROM

Datasheets & Resources

Browse All Products Create BOM Request Quote