EPM3512AFC256-3N vs EPM3512AFC256-10N Comparison

Detailed side-by-side comparison of EPM3512AFC256-3N by Altera and EPM3512AFC256-10N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPM3512AFC256-3N EPM3512AFC256-3N - MAX 3000A CPLD 512 Macrocells | Altera

EPM3512AFC256-3N - MAX 3000A CPLD 512 Macrocells | Altera

EPM3512AFC256-3N βœ“ Active

Specification Comparison

Parameter EPM3512AFC256-3N EPM3512AFC256-10N
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $23.40 $43.22
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) β€”
Macrocells 512 512
Usable Gates 10,000 10000
Logic Array Blocks (LABs) 16 [DATA_NEEDED: number of LABs]
Maximum Operating Frequency 116.3 MHz β€”
Pin-to-Pin Delay (tPD) 3.5 ns (speed grade -3) 10 ns
Speed Grade -3 (slowest in family) β€”
Core Supply Voltage (VCCINT) 3.3 V β€”
I/O Supply Voltage (VCCIO) 2.5 V / 3.3 V / 5.0 V (MultiVolt) β€”
Package 256-ball FineLine BGA (FC-256) 256-ball FBGA (17 mm x 17 mm)
Mounting Type Surface Mount Surface Mount (BGA)
Programming Interface JTAG (IEEE 1149.1) / IEEE Std. 1532 ISP β€”
Configuration Memory Non-volatile EEPROM β€”
Operating Temperature [DATA_NEEDED: operating temperature grade] β€”
RoHS Status [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS status]
User I/O Pins β€” 208
Operating Frequency (fMAX) β€” [DATA_NEEDED: fMAX MHz]
Setup Time (tSU) β€” 4.5 ns
VCCINT (Core Supply) β€” 3.3 V
VCCIO (I/O Supply) β€” 3.3 V or 2.5 V
Technology β€” CMOS EEPROM-based, non-volatile
Operating Temperature (Commercial) β€” 0 C to +70 C
ISP Interface β€” IEEE Std. 1149.1 JTAG, IEEE Std. 1532
MSL Level β€” [DATA_NEEDED: MSL rating]

Datasheets & Resources

Browse All Products Create BOM Request Quote