EPM3512AFC256-3N vs EPM3512AFC256-5C Comparison
Detailed side-by-side comparison of EPM3512AFC256-3N by Altera and EPM3512AFC256-5C by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM3512AFC256-5C - MAX 3000A CPLD, 512 Macrocells, 256-BGA | Altera
EPM3512AFC256-5C ObsoleteSpecification Comparison
| Parameter | EPM3512AFC256-3N | EPM3512AFC256-5C |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Active | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $23.40 | $28.95 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 512 | 512 |
| Usable Gates | 10,000 | 10,000 |
| Logic Array Blocks (LABs) | 16 | β |
| Maximum Operating Frequency | 116.3 MHz | 95.2 MHz |
| Pin-to-Pin Delay (tPD) | 3.5 ns (speed grade -3) | 5 ns |
| Speed Grade | -3 (slowest in family) | β |
| Core Supply Voltage (VCCINT) | 3.3 V | β |
| I/O Supply Voltage (VCCIO) | 2.5 V / 3.3 V / 5.0 V (MultiVolt) | β |
| Package | 256-ball FineLine BGA (FC-256) | 256-ball FBGA, 17 mm Γ 17 mm, 1.0 mm pitch |
| Mounting Type | Surface Mount | Surface Mount |
| Programming Interface | JTAG (IEEE 1149.1) / IEEE Std. 1532 ISP | IEEE Std. 1532 / JTAG (4-wire) in-system programmable |
| Configuration Memory | Non-volatile EEPROM | β |
| Operating Temperature | [DATA_NEEDED: operating temperature grade] | 0 Β°C to +70 Β°C (commercial, "C" grade) |
| RoHS Status | [DATA_NEEDED: RoHS compliance status] | [DATA_NEEDED: RoHS status] |
| Supply Voltage - Core (VCCINT) | β | 3.3 V |
| I/O Voltage (VCCIO) | β | 2.5 V / 3.3 V / 5.0 V (banked MultiVolt I/O) |
| User I/O Pins | β | 212 (max) |
| Technology | β | EEPROM-based macrocell, non-volatile |