EPM3512AQ208-10N vs EPM3512AQC208-10N Comparison
Detailed side-by-side comparison of EPM3512AQ208-10N by Altera and EPM3512AQC208-10N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM3512AQ208-10N - MAX 3000A CPLD, 512 Macrocells, 172 I/O | Altera
EPM3512AQ208-10N β ActiveSpecification Comparison
| Parameter | EPM3512AQ208-10N | EPM3512AQC208-10N |
|---|---|---|
| Brand | Altera | Intel |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Active | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $21.40 | $42.80 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 512 | 512 |
| Usable Gates | 10,000 | Up to 10,000 |
| User I/Os | 172 | 172 |
| Logic Array Blocks (LABs) | 32 | 16 |
| Package | 208-pin PQFP | 208-pin PQFP (Plastic Quad Flat Pack) |
| Speed Grade | -10 (10 ns pin-to-pin delay) | -10 |
| Pin-to-Pin Delay (tPD) | 4.5 ns (typical) | β |
| Maximum Frequency (fCNT) | 227.3 MHz | β |
| Core Supply Voltage (VCCINT) | 3.3 V | β |
| I/O Supply Voltage (VCCIO) | 2.5 V, 3.3 V, or 5.0 V | β |
| Process Technology | CMOS EEPROM | CMOS EEPROM |
| Programming Interface | IEEE Std. 1532 (JTAG) ISP | β |
| Operating Temperature (Industrial) | -40 C to +85 C | β |
| Mounting Type | Surface Mount | β |
| RoHS Status | unknown | [DATA_NEEDED: RoHS status not in verified web data] |
| Supply Voltage | β | 3.3 V |
| Pin-to-Pin Delay | β | 4.5 ns (-10 speed grade) |
| Maximum Internal Frequency | β | 227.3 MHz |
| In-System Programming | β | IEEE Std. 1149.1 JTAG, IEEE Std. 1532 |
| Boundary-Scan Test (BST) | β | Built-in, IEEE 1149.1 compliant |
| I/O Standards | β | MultiVolt (1.8V / 2.5V / 3.3V) |
| Operating Temperature | β | 0 C to 70 C (commercial) |