EPM3512AQC20810N vs EPM3512AQC208-7 Comparison

Detailed side-by-side comparison of EPM3512AQC20810N by Altera and EPM3512AQC208-7 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AQC20810N EPM3512AQC208-7
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $39.75 $41.72
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macro Cells 512 β€”
Usable Gates 10,000 10,000
User I/Os 172 172
Logic Array Blocks (LABs) 16 β€”
Propagation Delay (tPD) 10 ns 7.5 ns
Core Voltage (VCCINT) 3.3 V β€”
I/O Voltage (VCCIO) 3.3 V (5.0 V tolerant I/O) β€”
Package 208-pin PQFP (Plastic Quad Flat Pack) 208-Pin PQFP (FQFP, gull-wing)
Configuration Memory EEPROM (non-volatile, instant-on) β€”
Programming Interface JTAG (IEEE 1149.1 / IEEE 1532 ISP) β€”
Maximum Frequency [DATA_NEEDED: fMAX] β€”
Operating Temperature [DATA_NEEDED: industrial/commercial grade range] 0 C to +70 C (commercial)
RoHS Status [DATA_NEEDED: lead-free/RoHS status] Compliant
Mounting Type Surface Mount β€”
MSL Level [DATA_NEEDED: MSL rating] β€”
Macrocells β€” 512
Counter Frequency (fCNT) β€” 116.3 MHz
Logic Elements / LEs β€” N/A (CPLD macrocell architecture)
Supply Voltage (VCCINT) β€” 3.3 V
I/O Standards Supported β€” 5.0 V, 3.3 V, 2.5 V (MultiVolt I/O)
Programming β€” In-System Programmable via JTAG (IEEE Std. 1532)
Process Technology β€” CMOS EEPROM, 0.30 um
Lead-Free β€” Yes

Datasheets & Resources

Browse All Products Create BOM Request Quote