EPM3512AQC210-10 vs EPM3512AQC208-7 Comparison

Detailed side-by-side comparison of EPM3512AQC210-10 by Altera and EPM3512AQC208-7 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AQC210-10 EPM3512AQC208-7
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $25.40 $41.72
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Logic Macrocells 512 β€”
Logic Array Blocks (LABs) 16 (32 macrocells each) β€”
Maximum User I/O Pins 172 β€”
Speed Grade -10 (10 ns tPD) β€”
Pin-to-Pin Propagation Delay (tPD1, max) 10 ns β€”
Maximum Operating Frequency (fCNT) 125 MHz β€”
Supply Voltage - Core (VCCINT) 3.3 V β€”
Supply Voltage - I/O (VCCIO) 3.3 V or 2.5 V β€”
Input Voltage Tolerance 5.0 V tolerant β€”
Programmable Technology EEPROM (in-system programmable) β€”
Programming Interface JTAG (IEEE 1149.1) / ISP β€”
Package PQFP-210 208-Pin PQFP (FQFP, gull-wing)
Operating Temperature 0C to +70C (commercial) 0 C to +70 C (commercial)
Mounting Type Surface Mount β€”
RoHS Status [DATA_NEEDED: rohs_compliance_status] Compliant
Macrocells β€” 512
Usable Gates β€” 10,000
Propagation Delay (tPD) β€” 7.5 ns
Counter Frequency (fCNT) β€” 116.3 MHz
User I/Os β€” 172
Logic Elements / LEs β€” N/A (CPLD macrocell architecture)
Supply Voltage (VCCINT) β€” 3.3 V
I/O Standards Supported β€” 5.0 V, 3.3 V, 2.5 V (MultiVolt I/O)
Programming β€” In-System Programmable via JTAG (IEEE Std. 1532)
Process Technology β€” CMOS EEPROM, 0.30 um
Lead-Free β€” Yes

Datasheets & Resources

Browse All Products Create BOM Request Quote