EPM5016DC-17 vs EPM5032DC-2 Comparison

Detailed side-by-side comparison of EPM5016DC-17 by Altera and EPM5032DC-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5016DC-17 EPM5032DC-2
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $16.20 $8.75
Family MAX 5000 β€”
Macrocells 16 32
Logic Elements [DATA_NEEDED: LE count for MAX 5000 family] β€”
User I/O Pins (max) 24 β€”
Propagation Delay (tPD) 17 ns β€”
Counter Frequency (fCNT) 67 MHz β€”
Supply Voltage (VCC) 5 V 5 V (single supply, +/-5%)
I/O Standard TTL-compatible β€”
Process Technology 0.75 micron CMOS EEPROM β€”
Package Ceramic DIP-24 (DC suffix) 20-pin CDIP (Ceramic DIP)
Pin Count 24 β€”
Mounting Type Through-hole Through-Hole (DIP)
Operating Temperature 0C to +70C (commercial) 0C to +70C (commercial grade)
In-System Programmability Yes (ByteBlaster / BitBlaster) β€”
Configuration Memory On-chip EEPROM (non-volatile) EPROM (one-time programmable per generation; UV-erasable variants exist)
RoHS Status [DATA_NEEDED: confirmed compliance status from manufacturer] [DATA_NEEDED: RoHS compliance - CDIP package typically pre-RoHS]
Product Type β€” CPLD (Complex Programmable Logic Device)
Series β€” MAX 5000
Usable Gates (typical) β€” 600
Logic Array Blocks (LABs) β€” 4
Speed Grade β€” -2 (tPD ~25 ns, commercial)
Programmable Pins / I/O β€” 20 pins (JEDEC-standard 0.300" ceramic DIP)
Programming Interface β€” Altera ByteBlaster / parallel-port JTAG-style ISP
Interconnect β€” Programmable Interconnect Array (PIA) with deterministic timing
MSL Level β€” Not applicable (through-hole hermetic ceramic)

Datasheets & Resources

Browse All Products Create BOM Request Quote