EPM5128JC vs EPM5128LC2 Comparison
Detailed side-by-side comparison of EPM5128JC by Altera and EPM5128LC2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5128JC | EPM5128LC2 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Last_time_buy |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.75 | $22.40 |
| Product Family | MAX 5000 | β |
| Device Type | EPLD / CPLD | CPLD (Complex Programmable Logic Device) |
| Macrocell Count | 128 | β |
| Propagation Delay (tPD) | 35 ns | 45 ns |
| Logic Elements | Programmable AND/OR/XOR array | β |
| Supply Voltage (VCC) | 5 V (typical) | 5 V |
| Number of Pins | 68 | β |
| Package Type | PLCC-68 (JLCC) ceramic, J-leaded | β |
| Dedicated Inputs | 8 | β |
| User I/O Pins | [DATA_NEEDED: user I/O pin count] | β |
| Configuration Memory | UV-erasable EPROM (windowed package) | On-chip EPROM (non-volatile) |
| Programming Interface | Altera MAX+PLUS II / A+PLUS / legacy programmer | β |
| Operating Temperature | Commercial 0C to +70C | -40 C to +85 C (extended commercial) |
| Mounting Type | Surface Mount (PLCC socket or solder) | Through-Hole / Socketed |
| Boundary Scan | JTAG IEEE 1149.1 (family feature) | JTAG / IEEE 1149.1 |
| Process Technology | CMOS EPROM | CMOS EPROM |
| RoHS Status | [DATA_NEEDED: RoHS status - legacy part] | [DATA_NEEDED: RoHS status] |
| Lead-Free | [DATA_NEEDED: lead-free status] | β |
| Family | β | MAX 5000 |
| Macrocells | β | 128 |
| Logic Array Blocks (LABs) | β | 8 |
| Interconnect | β | Programmable Interconnect Array (PIA) |
| Global Clock Inputs | β | 1 dedicated |
| Package | β | PGA (Pin Grid Array, ceramic) |