EPM5130JC-1 vs EPM5130QC-1 Comparison
Detailed side-by-side comparison of EPM5130JC-1 by Altera and EPM5130QC-1 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM5130JC-1
EPM5130JC-1 - 2.5K Gate 128-Macrocell CPLD | Altera/Intel MAX 5000
EPM5130JC-1 ObsoleteAltera
EPM5130QC-1
EPM5130QC-1 - MAX 5000 5130 Logic Cells UV-Erasable PLD | Altera
EPM5130QC-1 ObsoleteSpecification Comparison
| Parameter | EPM5130JC-1 | EPM5130QC-1 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.25 | $9.95 |
| Product Type | CPLD (Complex Programmable Logic Device) | UV-Erasable / OTP Complex PLD (CPLD) |
| Family | MAX 5000 | MAX 5000 |
| Usable Gates | 2,500 gates | β |
| Macrocells | 128 | β |
| Logic Array Blocks (LABs) | 8 | β |
| Maximum Operating Frequency | 62.5 MHz | β |
| Propagation Delay (tPD) | 40 ns | β |
| Supply Voltage (VCC) | 5 V | β |
| Dedicated Inputs | 19 | β |
| I/O Pins | 80 | β |
| Package | 84-pin PLCC (J-lead) | PQFP-100 (windowed ceramic) |
| Mounting Type | Surface Mount | Surface Mount |
| Programming Technology | UV-erasable EPROM (quartz window) | β |
| Process Technology | CMOS | CMOS |
| Operating Temperature | 0C to +70C (commercial) | Commercial (0 C to +70 C) |
| External Clock Pins | 1 global clock | β |
| RoHS Status | [DATA_NEEDED: RoHS compliance] | [DATA_NEEDED: rohs status] |
| Logic Cells / Macrocells | β | 128 macrocells |
| Usable Gates (marketing) | β | 5130 gates |
| Speed Grade | β | -1 |
| Terminal Pitch | β | 0.635 mm |
| Configuration Memory | β | UV-Erasable EPROM |
| Supply Voltage | β | 5 V (single) |
| Programmable Polarity | β | Yes (per macrocell) |
| Boundary Scan / JTAG | β | Per MAX 5000 family |