EPM5130WC-2 vs EPM5130JC-1 Comparison
Detailed side-by-side comparison of EPM5130WC-2 by Altera and EPM5130JC-1 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5130WC-2 | EPM5130JC-1 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $62.00 | $9.25 |
| Device Family | MAX 5000 | β |
| Product Type | UV-Erasable PLD (CPLD) | CPLD (Complex Programmable Logic Device) |
| Macrocell Count | 128 | β |
| Propagation Delay (tPD) | 45 ns | 40 ns |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V |
| Operating Temperature | 0 Β°C to 70 Β°C (Commercial) | 0C to +70C (commercial) |
| Process Technology | CMOS | CMOS |
| Dedicated Inputs | 19 | 19 |
| User I/O Lines | 48 | β |
| Total Inputs (I/O + dedicated) | 68 | β |
| Package Type | 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing | β |
| Terminal Pitch | 0.650 mm | β |
| Mounting Type | Surface Mount | Surface Mount |
| Configuration Memory | UV-erasable CMOS EEPROM cells | β |
| Speed Grade | -2 (45 ns) | β |
| RoHS Status | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS compliance] |
| Lead-Free | [DATA_NEEDED: lead-free status] | β |
| Logic Elements | AND/OR array with programmable macrocell register | β |
| Family | β | MAX 5000 |
| Usable Gates | β | 2,500 gates |
| Macrocells | β | 128 |
| Logic Array Blocks (LABs) | β | 8 |
| Maximum Operating Frequency | β | 62.5 MHz |
| I/O Pins | β | 80 |
| Package | β | 84-pin PLCC (J-lead) |
| Programming Technology | β | UV-erasable EPROM (quartz window) |
| External Clock Pins | β | 1 global clock |