EPM5192AJC-15 vs EPM5192AJC84-15 Comparison
Detailed side-by-side comparison of EPM5192AJC-15 by Intel and EPM5192AJC84-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM5192AJC84-15 - MAX 5000 CPLD, 192 Macrocells, 84-pin PLCC | Altera
EPM5192AJC84-15 ObsoleteSpecification Comparison
| Parameter | EPM5192AJC-15 | EPM5192AJC84-15 |
|---|---|---|
| Brand | Intel | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Nrnd | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.85 | $18.95 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (Erasable Programmable Logic Device) | EPLD (Erasable Programmable Logic Device) |
| Macrocells | 192 | 192 |
| Logic Capacity | 100% connectivity, sum-of-products PLA architecture | β |
| Pin-to-Pin Delay (tPD) | 15 ns | β |
| Supply Voltage (VCC) | 5 V (4.75 V to 5.25 V) | 5 V (single supply) |
| Operating Temperature | 0C to +70C (commercial) | [DATA_NEEDED: commercial/industrial/military grade] |
| Package | 84-pin PLCC (J-lead, ceramic, non-windowed) | 84-pin PLCC (J84C) windowed ceramic |
| Mounting Type | Surface Mount | Surface Mount |
| Programmability | UV-erasable (windowed variant) / One-Time-Programmable | β |
| Toolchain | MAX+PLUS II | β |
| RoHS Status | [DATA_NEEDED: RoHS compliance] | Non-compliant (contains Pb, ceramic windowed package) |
| Pin Count | 84 | β |
| User I/O Pins | [DATA_NEEDED: user I/O count] | β |
| Speed Grades Available | -15, -20, -25 (this part: -15) | β |
| Configuration Memory | EPROM (UV-erasable) | β |
| Propagation Delay (tpd) | β | 15 ns |
| Maximum Clock Frequency (fMAX) | β | 83.3 MHz |
| Technology | β | CMOS, UV-erasable EPROM |
| Programming Method | β | UV-erase + EPROM programming (windowed package) |
| Logic Blocks | β | 16 Logic Array Blocks (LABs) |
| I/O Pins | β | [DATA_NEEDED: user I/O count] |
| Process Technology | β | CMOS EPROM |