EPM5192AJC-25 vs EPM5192AGC84-15 Comparison
Detailed side-by-side comparison of EPM5192AJC-25 by Altera and EPM5192AGC84-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5192AJC-25 | EPM5192AGC84-15 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $8.20 | $42.00 |
| Family | MAX 5000 EPLD | MAX 5000 |
| Manufacturer | Altera (now Intel PSG) | β |
| Macrocells | 192 | 192 |
| Propagation Delay (tPD) | 25 ns | 15 ns |
| Package | PLCC-68 (windowed ceramic, AJC) | 84-pin Ceramic PGA (Pin Grid Array) |
| Pin Count | 68 | β |
| Mounting Type | Surface Mount | Through-Hole |
| Supply Voltage | 5 V (typical) | β |
| Logic Blocks | MAX 5000 LABs (Logic Array Blocks) | β |
| Programmable Pins | [DATA_NEEDED: number of user I/O pins] | β |
| Operating Temperature | [DATA_NEEDED: exact operating temperature range] | Commercial (0C to +70C) - [DATA_NEEDED: military/industrial temp grade range] |
| Erasure Method | UV-erasable (windowed ceramic package) | β |
| Programming Technology | EPROM (non-volatile) | β |
| RoHS Status | [DATA_NEEDED: RoHS compliance status] | [DATA_NEEDED: not declared in web data; ceramic PGA with UV window typically non-RoHS] |
| Military Grade | Likely MIL-STD-883 processing per 'J' suffix in AJC marking (verify) | β |
| Device Type | β | UV-Erasable/OTP Complex PLD |
| Logic Array Blocks (LABs) | β | 12 |
| User I/O Pins | β | 64 |
| Dedicated Inputs | β | 7 |
| Maximum Internal Clock Frequency | β | 83.3 MHz |
| Supply Voltage (VCC) | β | 4.5 V to 5.5 V |
| Process Technology | β | CMOS |
| Programmable Element | β | UV-Erasable EPROM cell |