EPM5192AQC-2 vs EPM5192AGC-15 Comparison
Detailed side-by-side comparison of EPM5192AQC-2 by Altera and EPM5192AGC-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5192AQC-2 | EPM5192AGC-15 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $21.50 | $27.80 |
| Device Type | UV-Erasable / OTP Complex PLD (CPLD) | β |
| Series | MAX 5000 (EPM5192) | MAX 5000 |
| Macrocells | 192 | 192 |
| User I/O Pins | 64 | β |
| Dedicated Inputs | 7 | 7 |
| Total Inputs | 72 | 72 |
| Propagation Delay (tPD) | 45 ns (-2 speed grade) | 15 ns (pin-to-pin, -15 speed grade) |
| Maximum Clock Frequency | [DATA_NEEDED: max fMAX for -2 grade] | β |
| Process Technology | CMOS | β |
| Switch Matrix | UV-Erasable / OTP (windowless on AQC package) | β |
| Package | 100-pin PQFP (R-PQFP-G100) | Ceramic Pin Grid Array (PGA) |
| Lead Pitch | 0.635 mm | β |
| Terminal Form | Gull-wing | β |
| Operating Temperature | [DATA_NEEDED: commercial / industrial / military grade] | [DATA_NEEDED: operating temperature range] |
| Mounting Type | Surface Mount | β |
| Programming Interface | JTAG (IEEE 1149.1) boundary scan | β |
| RoHS Status | [DATA_NEEDED: confirmed compliance status] | [DATA_NEEDED: RoHS status - legacy ceramic PGA typically non-compliant] |
| Product Type | β | EPLD (Erasable Programmable Logic Device) |
| Logic Array Blocks | β | 16 (typical for 192-macrocell MAX 5000) |
| Maximum User I/O Pins | β | 64 |
| Supply Voltage (VCC) | β | 5 V |
| Technology | β | CMOS, UV-erasable EPROM |
| Programming Method | β | UV erase + EPROM program (via Altera programmer) |
| Lifecycle Status | β | Obsolete / Last Time Buy (per Altera legacy product list) |