EPM5192JC-1N vs EPM5192JI-1 Comparison
Detailed side-by-side comparison of EPM5192JC-1N by Altera and EPM5192JI-1 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5192JC-1N | EPM5192JI-1 |
|---|---|---|
| Brand | Altera | Intel |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $19.85 | $17.40 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | CPLD - Complex Programmable Logic Device | CMOS UV-Erasable Programmable Logic Device (PLD / EPLD) |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | 12 |
| Usable Gates | 3750 | β |
| User I/O Pins | 64 | 64 |
| Dedicated Inputs | 7 | 7 |
| External Clock Inputs (GCLK) | 1 | β |
| Propagation Delay (tPD) | 40 ns | 55 ns |
| Maximum Clock Frequency (fMAX) | 62.5 MHz | β |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 4.5 V to 5.5 V (nominal 5 V) |
| Technology | CMOS EPROM (UV-erasable) | β |
| Package | 84-pin Ceramic Quad Flat Pack (CQFP) | 84-pin JLCC (Windowed ceramic J-lead) |
| JEDEC Package Code | S-CQCC-J84 | β |
| Operating Temperature | [DATA_NEEDED: industrial/commercial temperature range] | Industrial, -40 C to +85 C |
| Programming Interface | JTAG / Altera ByteBlaster | β |
| Process Technology | β | CMOS EPROM |
| Configuration Memory | β | UV-erasable EPROM |
| Programming Method | β | External EPROM programmer (via programming hardware) |
| RoHS Status | β | [DATA_NEEDED: RoHS compliance] |
| Speed Grade | β | -1 (slowest grade in EPM5192 family) |
| Logic Element per Macrocell | β | 1 D flip-flop + AND/OR array |