EPM5192JC1 vs EPM5192JC2 Comparison

Detailed side-by-side comparison of EPM5192JC1 by Intel and EPM5192JC2 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192JC1 EPM5192JC2
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $48.30 $15.90
Family MAX 5000 (MAX 5xxx CPLD) MAX 5000
Manufacturer Intel (formerly Altera Corporation) β€”
Macro Cells 192 β€”
Usable Gates 3750 β€”
Maximum Operating Frequency 62.5 MHz β€”
Supply Voltage (VCC) 5 V (nominal) β€”
Process Technology 0.5 Β΅m CMOS, UV-erasable EPROM CMOS, UV-erasable
Propagation Delay (typ) [DATA_NEEDED: propagation delay in ns] β€”
I/O Pins [DATA_NEEDED: I/O pin count] β€”
Package [DATA_NEEDED: exact package from datasheet] PLCC-68 (JC)
Mounting Type [DATA_NEEDED: surface mount or through-hole] Surface Mount (socketable PLCC)
Operating Temperature [DATA_NEEDED: operating temp range] β€”
Programming Interface JTAG-compatible (Altera MAX 5xxx) β€”
Logic Blocks (LABs) 24 (8 macrocells per LAB) β€”
RoHS Status unknown β€”
AEC-Q100 not_applicable β€”
Lifecycle Obsolete - last-time-buy stock only at franchised distributors β€”
Device Type β€” CPLD (Complex Programmable Logic Device)
Macrocells β€” 192
Logic Array Blocks (LABs) β€” 12
Usable Gates (equivalent) β€” 6000
Maximum User I/O β€” 64
Dedicated Inputs β€” 7
External Clock Inputs β€” 1 (with shared input/clock capability)
Maximum Clock Frequency β€” 50 MHz
Propagation Delay (tPD) β€” 45 ns (speed grade -2)
Interconnect β€” Programmable Interconnect Array (PIA)
Programming β€” Altera Master Programmer / ByteBlaster via JTAG-style interface

Datasheets & Resources

Browse All Products Create BOM Request Quote