EPM5192JC68 vs EPM5192JC1 Comparison

Detailed side-by-side comparison of EPM5192JC68 by Altera and EPM5192JC1 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192JC68 EPM5192JC1
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $15.85 $48.30
Device Family MAX 5000 β€”
Product Type EPLD (Erasable Programmable Logic Device) β€”
Logic Elements / Macrocells 192 macrocells β€”
User I/O Pins 76 β€”
Number of Pins 68 β€”
Package Type PLCC-68 (J-Lead) β€”
Operating Temperature 0C to 70C (commercial, JC suffix) [DATA_NEEDED: operating temp range]
Supply Voltage [DATA_NEEDED: VCC] β€”
Pin-to-Pin Delay (tPD) [DATA_NEEDED: tPD] β€”
Maximum Frequency (fMAX) [DATA_NEEDED: fMAX] β€”
Configuration Memory UV-Erasable EPROM β€”
Programmable Interconnect Programmable Logic Array + Macrocells β€”
Dedicated Inputs 12 β€”
Clock Pins 4 dedicated β€”
Mounting Type Surface Mount (PLCC socket compatible) [DATA_NEEDED: surface mount or through-hole]
RoHS Status [DATA_NEEDED: RoHS compliance] unknown
Programming Tool MAX+PLUS II (legacy) β€”
Family β€” MAX 5000 (MAX 5xxx CPLD)
Manufacturer β€” Intel (formerly Altera Corporation)
Macro Cells β€” 192
Usable Gates β€” 3750
Maximum Operating Frequency β€” 62.5 MHz
Supply Voltage (VCC) β€” 5 V (nominal)
Process Technology β€” 0.5 Β΅m CMOS, UV-erasable EPROM
Propagation Delay (typ) β€” [DATA_NEEDED: propagation delay in ns]
I/O Pins β€” [DATA_NEEDED: I/O pin count]
Package β€” [DATA_NEEDED: exact package from datasheet]
Programming Interface β€” JTAG-compatible (Altera MAX 5xxx)
Logic Blocks (LABs) β€” 24 (8 macrocells per LAB)
AEC-Q100 β€” not_applicable
Lifecycle β€” Obsolete - last-time-buy stock only at franchised distributors

Datasheets & Resources

Browse All Products Create BOM Request Quote