EPM5192JI vs EPM5192JI-2 Comparison
Detailed side-by-side comparison of EPM5192JI by Altera and EPM5192JI-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5192JI | EPM5192JI-2 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.75 | $9.95 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (UV-erasable CMOS Programmable Logic Device) | EPLD (Erasable Programmable Logic Device) |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | β |
| User I/O Pins | 64 | β |
| Dedicated Inputs | 7 | 12 |
| Propagation Delay (tpd) | 55 ns | β |
| Supply Voltage | 4.75 V to 5.25 V (nominal 5 V) | 5 V (typical) |
| Technology | CMOS EPROM, UV-erasable | β |
| Package | 84-pin PLCC (windowed, J-suffix ceramic) | JLCC-68 (J-Lead Ceramic) |
| Operating Temperature | -40 C to +125 C (industrial, I-suffix) | 0C to +70C (commercial) |
| Mounting Type | Surface Mount (PLCC socket recommended for UV erasure) | Surface Mount |
| RoHS Status | [DATA_NEEDED: RoHS status - pre-2010 part, likely non-compliant] | Non-compliant (ceramic JLCC, contains lead) |
| Programming Method | Altera MAX 5000 programming algorithm (device programmer) | β |
| Erasure Method | UV exposure through windowed package | β |
| Usable Gates | β | 5000 |
| Flip-Flops | β | 192 |
| Speed Grade | β | -2 |
| Programming Technology | β | UV-Erasable EPROM |
| Architecture | β | Sum-of-products with Programmable Interconnect Array (PIA) |
| Process Technology | β | CMOS EPROM |
| Lifecycle Status | β | Obsolete (legacy Altera MAX 5000 family) |