EPM5192LC-25 vs EPM5192LC-2 Comparison

Detailed side-by-side comparison of EPM5192LC-25 by Altera and EPM5192LC-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192LC-25 EPM5192LC-2
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $55.00 $7.95
Product Type CPLD (Complex Programmable Logic Device) β€”
Family MAX 5000 MAX 5000
Macrocells 192 192
Logic Elements 192 (1 macrocell β‰ˆ 1 LE in MAX 5000 architecture) β€”
Pin-to-Pin Delay (tPD) 25 ns β€”
Speed Grade -25 (25 ns) β€”
Package JLCC-84 (ceramic J-lead chip carrier) PQCC-84 (PLCC-84, J-lead, surface mount)
Mounting Type Surface Mount β€”
Programmable Technology UV-erasable / OTP (EPROM-based) β€”
Programming Interface JTAG / Altera programming hardware (legacy) β€”
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: commercial/industrial/military grade]
Supply Voltage 5 V (typical, MAX 5000) 5 V (typical MAX 5000 family)
I/O Standard TTL-compatible β€”
Configuration Memory Non-volatile EPROM (on-chip) β€”
Manufacturer Altera Corporation (now Intel PSG) β€”
RoHS Status Unknown (legacy ceramic package typically non-RoHS) [DATA_NEEDED: pre-RoHS legacy part β€” likely non-RoHS]
Device Type β€” CPLD (Complex Programmable Logic Device)
Logic Array Blocks (LABs) β€” 12
User I/O Pins β€” 64
Dedicated Input Pins β€” 7
External Clock Inputs β€” 1
Propagation Delay (tPD) β€” 45 ns (typical, -2 speed grade)
Maximum Internal Frequency β€” 50 MHz
Interconnect β€” Programmable Interconnect Array (PIA)
Process Technology β€” CMOS
Programming β€” Non-volatile (EPROM/EEPROM-based, in-system programmable via JTAG)

Datasheets & Resources

Browse All Products Create BOM Request Quote