EPM7160ELC84-15 vs EPM7160SLC84-10N Comparison

Detailed side-by-side comparison of EPM7160ELC84-15 by Intel and EPM7160SLC84-10N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM7160ELC84-15 EPM7160SLC84-10N
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $5.95 $9.85
Family MAX 7000 MAX 7000S
Product Type CPLD - Complex Programmable Logic Device β€”
Architecture EEPROM-based, second-generation MAX β€”
Usable Gates 3,200 3,200 gates
Macrocells 160 β€”
Logic Array Blocks 4 β€”
Maximum I/O Pins 36 β€”
Pin-to-Pin Delay 15 ns β€”
Counter Frequency 76.9 MHz β€”
Supply Voltage (Vcc) 5 V β€”
In-System Programmability Yes (IEEE 1149.1 JTAG) β€”
Package Type 84-pin PLCC (J-Lead) β€”
Mounting Type Surface Mount (PLCC socket compatible) Surface Mount
Operating Temperature 0 C to +70 C (commercial) β€”
RoHS Status Contains lead / RoHS non-compliant (per Altera listing) β€”
Logic Elements / Macrocells β€” 160 macrocells
Logic Array Blocks (LABs) β€” 4
User I/O Pins β€” 64 (also reported as 60 or 36 depending on variant)
Pin-to-Pin Delay (tPD) β€” 10 ns
Counter Speed (fCNT) β€” up to 175.4 MHz
Maximum Operating Frequency β€” 100 MHz
Supply Voltage - Core (VCC) β€” 5.0 V
I/O Supply Voltage (VCCIO) β€” 3.3 V or 5.0 V
Configuration Memory β€” EEPROM (non-volatile)
In-System Programming β€” Yes, via IEEE Std. 1149.1 JTAG
Program / Erase Cycles β€” 100 minimum
Data Retention β€” 20 years minimum
Package β€” 84-pin PLCC (J-lead, surface mount)
Operating Temperature Grade β€” Commercial (0C to +70C)
Lead-Free / RoHS β€” Yes (-N suffix indicates lead-free)

Datasheets & Resources

Browse All Products Create BOM Request Quote