EPM7160STC100-10N vs EPM7160STC100-10 Comparison

Detailed side-by-side comparison of EPM7160STC100-10N by Altera and EPM7160STC100-10 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPM7160STC100-10N

EPM7160STC100-10N - MAX 7000 CPLD, 160 Macrocells, TQFP-100 | Altera

EPM7160STC100-10N Obsolete
Intel
EPM7160STC100-10

EPM7160STC100-10 - MAX 7000S CPLD, 160 Macrocells, 100-pin TQFP | Intel

EPM7160STC100-10 ⚠ Last Time Buy

Specification Comparison

Parameter EPM7160STC100-10N EPM7160STC100-10
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Last_time_buy
Stock Status In Stock In Stock
Unit Price (USD) $15.95 $15.90
Family MAX 7000S MAX 7000S
Macrocells 160 β€”
User I/Os 84 84
Equivalent Gates 3.2K β€”
Propagation Delay (tPD) 10 ns β€”
Internal Operating Frequency 167 MHz max β€”
Supply Voltage (VCCINT) 4.75 V to 5.25 V β€”
I/O Voltage (VCCIO) 3.0 V to 5.25 V (MultiVolt) β€”
Logic Family CMOS β€”
Programmable Type In-System Programmable (ISP) via JTAG β€”
Configuration Memory EEPROM (non-volatile) β€”
Package TQFP-100 (1 mm height, plastic) 100-pin TQFP
Operating Temperature 0C to +70C (Commercial) 0 C to +70 C (commercial)
Mounting Type Surface Mount Surface Mount
JTAG (IEEE 1149.1) Yes β€”
PCI Compliance Yes (66 MHz) β€”
RoHS Status [DATA_NEEDED: RoHS status] Non-RoHS (legacy Altera part; -10N variant is RoHS)
MSL Level [DATA_NEEDED: MSL level] β€”
Device Type β€” CPLD (Complex Programmable Logic Device)
Macro Cells β€” 160
Usable Gates β€” 3,200
Logic Elements β€” 160 macrocells / 10 Logic Array Blocks
Supply Voltage (VCC) β€” 5.0 V (4.75 V - 5.25 V)
Propagation Delay (tPD1) β€” 10 ns
Global Clock Setup Time β€” 6 ns
Internal Counter Frequency β€” 100 MHz
Technology β€” CMOS, EEPROM-based
In-System Programmability β€” Yes (IEEE 1149.1 JTAG)

Datasheets & Resources

Browse All Products Create BOM Request Quote