EPM7256SQC208-7N vs EPM7256SRC208-10 Comparison

Detailed side-by-side comparison of EPM7256SQC208-7N by Altera and EPM7256SRC208-10 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM7256SQC208-7N EPM7256SRC208-10
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $27.20 $27.20
Family MAX 7000S MAX 7000S
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macrocells 256 β€”
Usable Gates 5,000 β€”
Logic Array Blocks (LABs) 16 β€”
User I/O Pins 164 β€”
Speed Grade -7 (7.5 ns pin-to-pin) β€”
Maximum Frequency 128.2 MHz β€”
Supply Voltage (VCC) 5 V β€”
Technology CMOS EEPROM β€”
Configuration Memory Non-volatile EEPROM (no external config needed) β€”
Package 208-pin PQFP (Plastic Quad Flat Pack) 208-pin RQFP (BFQFP) exposed pad, 28x28 mm
Mounting Type Surface Mount Surface Mount
Operating Temperature Commercial (0C to +70C) 0C to +70C (TA, commercial)
JTAG Interface IEEE 1149.1 boundary-scan (ISP capable) β€”
Minimum DC Input Voltage -0.5 V β€”
Input Undershoot Tolerance -2.0 V for <100 mA, <20 ns β€”
RoHS Status Compliant (N suffix = lead-free) [DATA_NEEDED: RoHS status]
Pin-to-Pin Delay (tPD) 7.5 ns β€”
Open-Drain Output Optional per I/O pin β€”
Number of Macrocells β€” 256
Number of Logic Array Blocks (LABs) β€” 16
Number of Gates β€” 5000
Number of User I/O Pins β€” 164
Maximum Propagation Delay (tPD) β€” 10 ns
Maximum Operating Frequency β€” 100 MHz
Supply Voltage (Internal) β€” 4.75 V to 5.25 V
Programmable Type β€” In System Programmable (ISP, JTAG)
Configuration Technology β€” EEPROM
Terminal Form β€” Gull Wing
Package Shape β€” Square
Product Status β€” Obsolete

Datasheets & Resources

Browse All Products Create BOM Request Quote