EPM9320LI84-20 vs EPM9320LC84-15 Comparison
Detailed side-by-side comparison of EPM9320LI84-20 by Altera and EPM9320LC84-15 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM9320LI84-20 | EPM9320LC84-15 |
|---|---|---|
| Brand | Altera | Intel |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $12.80 | $17.95 |
| Manufacturer | Altera (acquired by Intel) | β |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 320 | 320 |
| User I/Os | 60 | β |
| Package | 84-PLCC (J-Lead, plastic LCC) | 84-pin PLCC (Plastic Leaded Chip Carrier) |
| Propagation Delay (tPD) | 20 ns | 15 ns (max) |
| Internal Frequency | 118 MHz | β |
| Supply Voltage | 5.0 V | β |
| Logic Family | CMOS, EEPROM-based | β |
| Architecture | Multiple Array MatriX (MAX) - third generation | β |
| In-System Programmability | Yes (IEEE 1149.1 JTAG) | β |
| Operating Temperature | -40 C to +85 C (industrial) | -40C to +85C (commercial) [DATA_NEEDED: exact grade] |
| Mounting Type | Surface Mount (PLCC socket-compatible) | Surface Mount |
| RoHS Status | [DATA_NEEDED: RoHS compliance] | [DATA_NEEDED: confirm from manufacturer] |
| Process Technology | High-performance CMOS EEPROM | β |
| Series | β | EPM9320 |
| Usable Gates | β | 6,000 |
| Logic Array Blocks (LABs) | β | 20 |
| Maximum Clock Frequency | β | 117.6 MHz |
| Supply Voltage (VCC) | β | 4.75 V to 5.25 V (5.0 V nominal) |
| Programmability | β | 5.0 V in-system programmable (ISP) via JTAG |
| JTAG Interface | β | IEEE Std. 1149.1 boundary-scan compliant |
| Technology | β | CMOS EEPROM-based, third-generation Multiple Array MatriX (MAX) |
| Built-in Pull-up Resistors | β | Yes, on every I/O pin |
| Architecture Feature | β | Pin-locking across design iterations |