EPM9560ARC208-10N vs EPM9560ARI208-10N Comparison
Detailed side-by-side comparison of EPM9560ARC208-10N by Altera and EPM9560ARI208-10N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM9560ARI208-10N - MAX 9000 CPLD 12K Gates 560 Macrocells | Altera
EPM9560ARI208-10N ObsoleteSpecification Comparison
| Parameter | EPM9560ARC208-10N | EPM9560ARI208-10N |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $27.20 | $22.10 |
| Family | MAX 9000 | MAX 9000 |
| Macrocells | 560 | 560 |
| Usable Gates | 12,000 | 12,000 |
| User I/O Pins | 153 | β |
| Pin-to-Pin Delay | 10 ns | β |
| Internal Counter Frequency | 144.9 MHz | β |
| Supply Voltage | 5 V | 5.0 V |
| Technology | CMOS EEPROM | β |
| Package | 208-pin RQFP (PowerQuad II) | 208-pin RQFP (Plastic) |
| Mounting Type | Surface Mount | Surface Mount |
| Operating Temperature | 0 C to +70 C (commercial) | 0 C to 70 C (Commercial) |
| Configuration Memory | EEPROM (non-volatile) | β |
| In-System Programmability | Yes (JTAG ISP) | β |
| Logic Array Blocks (LABs) | 20 | 35 |
| Speed Grade | -10 | β |
| RoHS Status | Compliant (N suffix) | β |
| Lead Finish | [DATA_NEEDED: lead finish] | β |
| MSL Level | [DATA_NEEDED: MSL level] | β |
| Product Type | β | CPLD (Complex Programmable Logic Device) |
| Maximum User I/O Pins | β | 212 |
| Flip-Flops | β | 484 |
| Propagation Delay (tPD1) | β | 10 ns |
| Clock-to-Output (tCO) | β | 4.5 ns |
| Setup Time (tSU) | β | 3.0 ns |
| Maximum Counter Frequency (fCNT) | β | 144.9 MHz |
| Logic Family | β | CMOS EEPROM |
| Programming Interface | β | JTAG (IEEE 1149.1) - In-System Programmable |