EPM9560GC280-20N vs EPM9560ELI84-20 Comparison
Detailed side-by-side comparison of EPM9560GC280-20N by Altera and EPM9560ELI84-20 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM9560ELI84-20 - MAX 9000 6k-Gate EPLD, 84-Pin PLCC | Intel / Altera
EPM9560ELI84-20 ObsoleteSpecification Comparison
| Parameter | EPM9560GC280-20N | EPM9560ELI84-20 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Nrnd | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $285.00 | $19.50 |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) | β |
| Architecture | Multiple Array MatriX (MAX), 3rd generation | Multiple Array MatriX (MAX) - EEPROM-based |
| Technology | CMOS EEPROM-based | β |
| Usable Gates | 6,000 to 12,000 | 6,000 |
| Macrocells | 560 | 560 |
| User I/O Pins | 212 | β |
| Pin-to-Pin Delay (tPD) | 20 ns | β |
| Maximum Counter Frequency | 144 MHz | β |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5.0 V |
| I/O Voltage | 3.3 V or 5 V (configurable) | β |
| In-System Programmability | Yes (5.0-V ISP via IEEE 1149.1 JTAG) | 5.0 V ISP via IEEE 1149.1 JTAG |
| Package | 280-pin CPGA (Ceramic Pin Grid Array) | 84-pin PLCC |
| Configuration Memory | EEPROM (non-volatile, instant-on) | β |
| PCI Compliance | Yes | β |
| Operating Temperature | [DATA_NEEDED: industrial/commercial grade] | -40C to +85C (industrial) |
| RoHS Status | [DATA_NEEDED] | [DATA_NEEDED: RoHS status] |
| Logic Array Blocks (LABs) | β | 16 |
| Maximum User I/O | β | 212 (package-dependent) |
| Flip-Flops | β | 212 |
| Pin-to-Pin Propagation Delay | β | 20 ns |
| Speed Grade | β | -20 |
| I/O Standards | β | 5.0 V, 3.3 V, 2.5 V (multiVolt I/O) |
| Mounting Type | β | Through-Hole / Socket |
| Process Technology | β | CMOS EEPROM |