EPM9560WC208-15C vs EPM9560RC208-20C Comparison

Detailed side-by-side comparison of EPM9560WC208-15C by Altera and EPM9560RC208-20C by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPM9560WC208-15C

EPM9560WC208-15C - 560-Macrocell EE PLD | Altera MAX 9000

EPM9560WC208-15C Nrnd
Altera
EPM9560RC208-20C

EPM9560RC208-20C - MAX 9000 CPLD 560 Macro Cells | Altera

EPM9560RC208-20C Obsolete

Specification Comparison

Parameter EPM9560WC208-15C EPM9560RC208-20C
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $178.00 $0.00
Device Family MAX 9000 β€”
Series EPM9560 β€”
Macrocells 560 560
Logic Array Blocks (LABs) 35 β€”
Flip-Flops 772 772
User I/O Pins 149 β€”
Supply Voltage 3.3 V or 5 V 5.0 V
Maximum Clock Frequency 117.6 MHz β€”
Pin-to-Pin Propagation Delay (tPD) 16.6 ns β€”
Process Technology 0.35 Β΅m CMOS EEPROM β€”
Package CQFP-208 (Ceramic Quad Flat Pack) 208-pin RQFP (Power Quad Flat Pack)
Terminal Pitch 0.50 mm β€”
Mounting Type Surface Mount Surface Mount
Programming Interface IEEE 1149.1 JTAG β€”
Operating Temperature Grade C (Commercial) Commercial (0C to +70C)
MultiVolt I/O Yes (3.3 V / 5 V tolerant) β€”
RoHS Status ROHS3 Compliant [DATA_NEEDED: RoHS status]
Moisture Sensitivity Level (MSL) 3 (168 Hours) β€”
Family β€” MAX 9000
Device Type β€” EEPROM-based CPLD (EE PLD)
Usable Gates β€” 12,000
Configurable I/O Lines β€” 149
Propagation Delay (tPD) β€” 20 ns (speed grade -20)
Maximum Frequency β€” 100 MHz
I/O Voltage Support β€” 3.3 V or 5 V
Configuration Memory β€” EEPROM (non-volatile)
In-System Programmability β€” Yes, via IEEE Std. 1149.1 JTAG
JESD-30 Package Code β€” S-PQFP-G208
Terminal Form β€” Gull Wing
Technology β€” CMOS

Datasheets & Resources

Browse All Products Create BOM Request Quote