EP20K1000EBC652-2X vs EP20K1500EBC652-1X Comparison

Detailed side-by-side comparison of EP20K1000EBC652-2X by Altera and EP20K1500EBC652-1X by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP20K1000EBC652-2X EP20K1500EBC652-1X
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $99.00 $175.00
Family APEX-20KE APEX 20KE
Device Logic Elements 38,400 β€”
Typical Gates 1,000,000 system gates β€”
Embedded Memory Bits 327,680 bits β€”
User I/O Pins 488 β€”
Maximum User I/O 488 β€”
Propagation Delay 1.6 ns 1.84 ns
Internal Maximum Frequency 350 MHz β€”
Logic Blocks / Macros 2,560 macros β€”
PLLs 4 β€”
Core Voltage 1.8 V 1.8 V
Process Technology 0.22 Β΅m (some sources 0.15 Β΅m) all-layer copper-metal CMOS 0.22 Β΅m CMOS
Package 652-pin FCBGA / PBGA (45 x 45 mm, 1.27 mm pitch) 652-ball BGA (FCBGA / PBGA652)
Mounting Type Surface Mount Surface Mount
Operating Temperature 0 Β°C to +85 Β°C (commercial) 0 Β°C to +85 Β°C (commercial)
Configuration Interface JTAG (IEEE 1149.1), Passive Serial, Altera configuration β€”
RoHS Status Compliant [DATA_NEEDED: RoHS compliance]
Logic Elements / Cells β€” 51840
System Gates β€” 1.5 M
Macros β€” 3456
Total RAM Bits β€” 442368
User I/O β€” 488
Number of I/O Banks β€” [DATA_NEEDED: I/O bank count]
Internal Frequency β€” 160 MHz (per digchip) / 400 MHz (per fpgakey)
MSL Level β€” [DATA_NEEDED: MSL rating]
Configuration Method β€” JTAG / SRAM
Architecture β€” MultiCore (LUT + product-term)

Datasheets & Resources

Browse All Products Create BOM Request Quote