EP2A25F672C9 vs EP2A25F724 Comparison

Detailed side-by-side comparison of EP2A25F672C9 by Altera and EP2A25F724 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP2A25F672C9 EP2A25F724
Brand Altera Altera
Category FPGA & CPLD Memory ICs
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $700.00 $112.00
Family APEX II β€”
Logic Elements (LE) Approximately 25,000 β€”
Macro Cells 2432 β€”
User I/O 492 β€”
Package 672-ball FCBGA (FineLine BGA) 724-ball FineLine BGA
Package Dimensions 27 mm x 27 mm β€”
Ball Pitch 1.0 mm β€”
Process Technology 0.15 Β΅m all-layer copper, up to 8 metal layers β€”
Logic Family CMOS β€”
Propagation Delay 1.69 ns β€”
Operating Temperature 0Β°C to 85Β°C (Commercial) [DATA_NEEDED: operating temperature grade]
Supply Voltage [DATA_NEEDED: core VCC voltage] [DATA_NEEDED: VCC nominal]
I/O Standards LVTTL, LVCMOS, PCI, LVDS, HSTL, SSTL (multi-voltage 1.5/1.8/2.5/3.3 V) β€”
Configuration Passive Serial, Passive Parallel Synchronous, JTAG β€”
Embedded Memory ESBs for dual-port RAM, ROM, FIFO β€”
Mounting Type Surface Mount Surface Mount (BGA)
RoHS Status [DATA_NEEDED] Compliant
Device Type β€” Enhanced Configuration Device (EPC)
Target FPGA Family β€” Altera APEX II (EP2A-series)
Memory Technology β€” Flash (non-volatile, no battery required)
Configuration Modes β€” Passive Serial, Passive Parallel Async, Passive Parallel Sync
JTAG Support β€” IEEE Std. 1149.1 (boundary-scan / ISP)
Multi-Device Configuration β€” Yes - supports daisy-chained APEX II FPGAs
In-System Programmability β€” Yes (via JTAG)
On-chip Oscillator β€” Yes (internal configuration clock)
User Flash Region β€” Yes (separate from configuration data)
Lifecycle Status β€” Not Recommended for New Designs (NRND) - Altera acquired by Intel 2015

Datasheets & Resources

Browse All Products Create BOM Request Quote