EP910LI-12 vs EP910LI-50 Comparison
Detailed side-by-side comparison of EP910LI-12 by Altera and EP910LI-50 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910LI-12 | EP910LI-50 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Nrnd |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $15.95 | $65.00 |
| Device Family | Altera Classic EPLD | β |
| Macrocells | 24 | 24 |
| Usable Gates | 450 | 450 |
| Propagation Delay (tPD) | 12 ns | 50 ns |
| Maximum Frequency (fMAX) | 76.9 MHz | β |
| Supply Voltage (VCC) | 4.75 V to 5.25 V (5 V typical) | 5 V +/- 10% |
| I/O Pins | 24 | [DATA_NEEDED: I/O pin count] |
| Inputs (with input registers) | 36 | β |
| Package | 28-PLCC (windowed ceramic, J-Lead) | β |
| Operating Temperature | -40C to +85C (industrial) | -40C to +85C (industrial) |
| Process Technology | 1.0-micron CMOS EPROM | β |
| Power Dissipation (typical) | 200 mW at 5 V | β |
| Programming Method | UV-erasable via windowed package | EPROM programmer (UV-erasable window) |
| Logic Compatibility | TTL-compatible I/O | β |
| RoHS Status | non_compliant (ceramic windowed package) | [DATA_NEEDED: RoHS status] |
| Family | β | Altera Classic EPLD |
| Package Type | β | CERDIP-40 (L) |
| Package Pin Count | β | 40 |
| Technology | β | CMOS, UV-erasable EPROM |
| Logic Blocks | β | Classic AND/OR array architecture |
| Lead-Free | β | [DATA_NEEDED: lead-free status] |
| Speed Grade Suffix | β | -50 (50 ns tPD) |