EP910PC-35 vs EP610PC-25 Comparison
Detailed side-by-side comparison of EP910PC-35 by Altera and EP610PC-25 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910PC-35 | EP610PC-25 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $8.70 | $9.75 |
| Family | Classic EPLD | β |
| Device Type | EPLD (Erasable Programmable Logic Device) | OT PLD, PAL-type, CMOS |
| Macrocells | 24 | β |
| I/O Pins | 24 | 20 (bidirectional, JTAG-programmable OE per macrocell) |
| Dedicated Inputs | 12 | 4 |
| Total Inputs | 36 | β |
| Product Terms | 240 | β |
| Propagation Delay (tPD) | 35 ns | β |
| Maximum Counter Frequency | 37 MHz | β |
| Internal Performance Frequency | 100 MHz | β |
| Technology | CMOS, UV-erasable/OTP | CMOS, EPROM (UV-erasable) |
| Supply Voltage | 5 V | β |
| Operating Temperature | [DATA_NEEDED: operating temperature range] | [DATA_NEEDED: operating temperature grade] |
| Package | 40-pin PDIP (Plastic DIP) | PDIP-24 (0.3 inch, through-hole) |
| Mounting Type | Through-Hole | Through-Hole (DIP) |
| Architecture | PAL-type sum-of-products, AND/OR array | β |
| Programming Method | UV-erase (ceramic) / OTP (plastic), A+PLUS / MAX+PLUS tools | EPROM (UV-erasable), via Altera programming hardware |
| Compliance / RoHS | [DATA_NEEDED: RoHS status - legacy part] | β |
| Device Family | β | Classic EPLD (EP610 series) |
| Macro Cells | β | 16 |
| Usable Gates | β | 300 |
| Propagation Delay (tpd) | β | 25 ns |
| Maximum Pipelined Data Rate | β | 100 MHz |
| Supply Voltage (Vcc) | β | 5 V (nominal) |
| RoHS Status | β | [DATA_NEEDED: RoHS status] |