EP910PI-15T vs EP910PI-25T Comparison
Detailed side-by-side comparison of EP910PI-15T by Altera and EP910PI-25T by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910PI-15T | EP910PI-25T |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $10.95 | $9.75 |
| Product Type | Classic EPLD (Erasable Programmable Logic Device) | β |
| Family | Altera Classic EPLD (EP910 series) | Altera Classic EPLD Family |
| Macrocells | 24 | 24 |
| Dedicated Inputs | 12 | β |
| I/O Pins | 24 | β |
| Logic Blocks | 6 LABs of 4 macrocells each (Classic architecture) | β |
| Supply Voltage | 4.5 V to 5.5 V (5 V nominal) | β |
| Propagation Delay (tPD) | 15 ns max (speed grade -15) | β |
| Technology | CMOS EEPROM (electrically erasable) | CMOS, UV-erasable EPROM |
| Package | 40-pin PDIP (Plastic DIP, R-PDIP-T40) | 40-pin PDIP (600-mil) |
| Mounting Type | Through-Hole | Through-Hole (DIP) |
| Output Drive Current | [DATA_NEEDED: per-pin DC output current, mA] | β |
| Operating Temperature | [DATA_NEEDED: industrial/commercial temp range] | [DATA_NEEDED: operating temperature range] |
| Programming | JEDEC-standard, serial/parallel programmer | UV-erasable |
| RoHS Status | [DATA_NEEDED: original Altera part; likely non-RoHS as 5V PDIP] | [DATA_NEEDED: RoHS compliance] |
| Equivalent Gates | β | 900 (SSI/MSI equivalent) |
| Maximum Inputs | β | 36 |
| Maximum Outputs | β | 24 |
| Propagation Delay (tpd) | β | 25 ns |
| Supply Voltage (VCC) | β | 5 V |
| Lead-Free | β | [DATA_NEEDED: lead-free status] |
| Static Power | β | <100 mW (typical CMOS) |