EPC2XXA vs EPC2LI20 Comparison

Detailed side-by-side comparison of EPC2XXA by Altera and EPC2LI20 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC2XXA EPC2LI20
Brand Altera Altera
Category FPGA & CPLD Memory ICs
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $5.40 $5.95
Memory Type Configuration Flash (PROM) Flash (in-system programmable)
Memory Size 1.6 Mbit 1.6 Mb (1,572,864 bits)
Configuration Interface Passive Serial (PS) / Active Serial (AS) Serial or Byte-wide (parallel)
Maximum Configuration Clock 33 MHz β€”
JTAG Support IEEE 1149.1 Boundary-Scan (ISP) β€”
Operating Voltage (VCC) 3.0 V to 3.6 V β€”
Operating Voltage (VCCJ) 1.8 V / 2.5 V / 3.3 V β€”
Operating Temperature -40 C to +85 C (industrial) -40 C to +85 C (Industrial)
Package 20-pin SOIC (SO-20) 12.8 mm x 7.5 mm β€”
Mounting Type Surface Mount Surface Mount (PLCC socket-compatible)
Cascadable Yes (daisy-chain multiple devices) β€”
Programmer Quartus II / Quartus Prime Programmer β€”
Compatible FPGA Families Cyclone, Cyclone II, Cyclone III, MAX II, MAX V, Stratix (selected) β€”
RoHS Status Compliant [DATA_NEEDED: RoHS status]
Lead-Free Yes β€”
Programmable Type β€” In System Programmable (ISP)
Function β€” Configuration PROM for SRAM-based FPGAs
Supply Voltage - Operating β€” 3.0 V to 3.6 V and 4.5 V to 5.5 V (auto-sensing)
Package / Case β€” 20-PLCC (J-lead, 9x9 mm)
Decompression β€” On-chip (supports compressed bitstreams)
JTAG / ISP Interface β€” IEEE 1532 (TCK, TMS, TDI, TDO)
Multi-Device Support β€” Yes (daisy-chain configuration)
User-Accessible Memory β€” Yes (unused flash available to user logic)
MSL Level β€” [DATA_NEEDED: MSL level]

Datasheets & Resources

Browse All Products Create BOM Request Quote