EPF10K200SBC356-2X vs EPF10K200SBC356-2 Comparison

Detailed side-by-side comparison of EPF10K200SBC356-2X by Intel and EPF10K200SBC356-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPF10K200SBC356-2X EPF10K200SBC356-2
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $295.00 $178.00
Series FLEX-10KS FLEX 10KS
Family FLEX 10K FLEX 10KS (Embedded Programmable Logic)
Logic Elements / Cells 9984 9984
Approximate Gate Count 200,000 β€”
Logic Array Blocks (LABs) 1248 1248
User I/O Count 274 β€”
Package 356-LBGA (35x35 mm, 1.27 mm pitch) 356-LBGA (FineLine BGA, 35 x 35 mm, 1.27 mm pitch)
Supply Voltage 2.375 V to 2.625 V (core) β€”
Process Technology CMOS 0.22 Β΅m 0.22 um CMOS
Propagation Delay (typ.) 0.4 ns β€”
Speed Grade -2 -2
Operating Temperature 0 Β°C to +70 Β°C (commercial) 0C to +70C (Commercial)
Mounting Type Surface Mount Surface Mount
Lead Free Status / RoHS RoHS non-compliant (per third-party listing) β€”
Configuration Method SRAM-based, requires external configuration device (EPC2/EPC8) β€”
In-System Programmability Yes (via JTAG or serial interface) β€”
Embedded Memory Bits (EAB) β€” 98304
System Gates β€” 200,000
User I/Os β€” 274
Number of I/O Banks β€” 8
Supply Voltage (Core) β€” 2.5 V (2.375 V - 2.625 V)
I/O Voltage (PCI-compatible) β€” 3.3 V / 5.0 V tolerant
Propagation Delay β€” 0.4 ns (per datasheet)
Configuration β€” SRAM-based (volatile, requires configuration device)
Boundary Scan β€” Yes (JTAG IEEE 1149.1)
PLL β€” Yes (on-chip)
RoHS Status β€” Non-compliant (legacy part)

Datasheets & Resources

Browse All Products Create BOM Request Quote