EPM3256AFC256-7 vs EPM3512AFC256-18 Comparison

Detailed side-by-side comparison of EPM3256AFC256-7 by Altera and EPM3512AFC256-18 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3256AFC256-7 EPM3512AFC256-18
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $12.10 $17.20
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) β€”
Macro Cells 256 β€”
Logic Array Blocks (LABs) 16 16
Usable Gates 10,000 β€”
User I/Os 161 β€”
Pin-to-Pin Logic Delay 4.5 ns (max) β€”
Counter Frequency 227.3 MHz (max) β€”
Propagation Delay (tpd) 10 ns β€”
Core Voltage 3.3 V β€”
I/O Compatibility 5.0 V / 3.3 V / 2.5 V (MultiVolt I/O) β€”
Process Technology CMOS EEPROM, 0.30 Β΅m β€”
In-System Programmability IEEE Std. 1532-compliant 3.3-V ISP β€”
Boundary-Scan Test JTAG (IEEE 1149.1) β€”
Package FBGA-256 (FineLine BGA), 256 balls 256-ball FineLine BGA (FCBGA)
Operating Temperature 0 Β°C to 70 Β°C (Commercial) [DATA_NEEDED: industrial/commercial grade]
Speed Grade -7 β€”
RoHS Status [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: not specified in retrieved data]
Macrocells β€” 512
Maximum User I/O Pins β€” 212
Pin-to-Pin Delay (tPD1) β€” 18 ns
Global Clock Networks β€” 4
VCCINT (Core Supply) β€” 3.0 V to 3.6 V (3.3 V typical)
VCCIO (I/O Supply) β€” 2.5 V or 3.3 V (MultiVolt)
Programming Technology β€” EEPROM (non-volatile)
In-System Programming β€” IEEE Std. 1532 / JTAG (IEEE Std. 1149.1)
Ball Pitch β€” 1.0 mm
Mounting Type β€” Surface Mount

Datasheets & Resources

Browse All Products Create BOM Request Quote