EPM3512AFC256-18 vs EPM3256AFC256-7 Comparison

Detailed side-by-side comparison of EPM3512AFC256-18 by Altera and EPM3256AFC256-7 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AFC256-18 EPM3256AFC256-7
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $17.20 $12.10
Family MAX 3000A MAX 3000A
Macrocells 512 β€”
Logic Array Blocks (LABs) 16 16
Maximum User I/O Pins 212 β€”
Pin-to-Pin Delay (tPD1) 18 ns β€”
Global Clock Networks 4 β€”
VCCINT (Core Supply) 3.0 V to 3.6 V (3.3 V typical) β€”
VCCIO (I/O Supply) 2.5 V or 3.3 V (MultiVolt) β€”
Operating Temperature [DATA_NEEDED: industrial/commercial grade] 0 Β°C to 70 Β°C (Commercial)
Programming Technology EEPROM (non-volatile) β€”
In-System Programming IEEE Std. 1532 / JTAG (IEEE Std. 1149.1) β€”
Package 256-ball FineLine BGA (FCBGA) FBGA-256 (FineLine BGA), 256 balls
Ball Pitch 1.0 mm β€”
RoHS Status [DATA_NEEDED: not specified in retrieved data] [DATA_NEEDED: RoHS compliance status]
Mounting Type Surface Mount β€”
Device Type β€” CPLD (Complex Programmable Logic Device)
Macro Cells β€” 256
Usable Gates β€” 10,000
User I/Os β€” 161
Pin-to-Pin Logic Delay β€” 4.5 ns (max)
Counter Frequency β€” 227.3 MHz (max)
Propagation Delay (tpd) β€” 10 ns
Core Voltage β€” 3.3 V
I/O Compatibility β€” 5.0 V / 3.3 V / 2.5 V (MultiVolt I/O)
Process Technology β€” CMOS EEPROM, 0.30 Β΅m
In-System Programmability β€” IEEE Std. 1532-compliant 3.3-V ISP
Boundary-Scan Test β€” JTAG (IEEE 1149.1)
Speed Grade β€” -7

Datasheets & Resources

Browse All Products Create BOM Request Quote