EPM9320LI84-20N vs EPM9320ALI84-10N Comparison
Detailed side-by-side comparison of EPM9320LI84-20N by Altera and EPM9320ALI84-10N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM9320LI84-20N | EPM9320ALI84-10N |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.75 | $21.95 |
| Family | MAX 9000 | MAX 9000 |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 320 | 320 |
| Usable Gates | 6,000 to 12,000 | 6,000 to 12,000 |
| User I/O Pins | 60 | 56 |
| Total Pins | 84 | β |
| Package | PLCC-84 (Plastic Leaded Chip Carrier, J-lead) | 84-pin PLCC (J-lead, 1.270 mm pitch) |
| Propagation Delay (tPD) | 20 ns (speed grade -20) | β |
| Pin-to-Pin Delay | 16 ns (per DigChip spec block) | 10 ns |
| Maximum Counter Frequency | 118 MHz | 144.9 MHz |
| Logic Family | CMOS, EEPROM-based | β |
| Supply Voltage | 5.0 V | β |
| Operating Temperature | 0 C to +70 C (commercial) | -40C to +85C (industrial) |
| Programming Interface | IEEE 1149.1 JTAG, in-system programmable | β |
| Architecture | Multiple Array MatriX (MAX) - third generation | MAX (Multiple Array MatriX), 3rd generation |
| Process Technology | Advanced CMOS EEPROM | CMOS EEPROM |
| RoHS Status | [DATA_NEEDED: RoHS compliance status] | β |
| Logic Array Blocks (LABs) | β | 20 |
| VCCINT (Core Supply) | β | 5.0 V |
| VCCIO (I/O Supply) | β | 3.3 V or 5.0 V |
| Input Logic Levels | β | TTL-compatible (at 5.0 V VCCINT) |
| In-System Programmability | β | Yes (IEEE Std. 1149.1 JTAG) |
| Mounting Type | β | Surface Mount (PLCC socket compatible) |
| Configuration Memory | β | EEPROM, non-volatile |