EP910IPC-12 vs EP910DC-15 Comparison
Detailed side-by-side comparison of EP910IPC-12 by Altera and EP910DC-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910IPC-12 | EP910DC-15 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $14.20 | $10.75 |
| Family | Classic EPLD | Altera Classic EPLD |
| Macrocells | 24 | 24 |
| Usable Gates | 450 | β |
| Maximum Operating Frequency (fMAX) | 76.9 MHz | β |
| Pin-to-Pin Propagation Delay (tPD) | 12 ns | β |
| Supply Voltage (VCC) | 4.75 V to 5.25 V (5 V nominal) | 5 V (typical) |
| Dedicated Inputs | 10 | 12 |
| I/O Pins | 24 | β |
| Package | 40-pin PDIP | 24-pin ceramic DIP (DC) |
| Mounting Type | Through Hole | Through-Hole |
| Technology | CMOS EPLD (UV-erasable or OTP) | CMOS EPROM, UV-erasable |
| Operating Temperature | -40C to +85C (industrial) | 0C to +70C (commercial) |
| Programming Toolchain | MAX+PLUS II | β |
| Logic Capacity | Equivalent to ~24 PAL16V8s | β |
| RoHS Status | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: not explicitly stated in verified data] |
| Device Density | β | 900 usable gates |
| Logic Elements | β | [DATA_NEEDED: exact LE count] |
| Bidirectional I/O Pins | β | 12 |
| Flip-Flops | β | 10 |
| Product Terms per Macrocells | β | 24 |
| Maximum Propagation Delay (tPD) | β | 15 ns |
| Speed Grade | β | 15 |
| MSL Level | β | [DATA_NEEDED: MSL level] |