EP910IPC-50 vs EP910ILC-25 Comparison
Detailed side-by-side comparison of EP910IPC-50 by Altera and EP910ILC-25 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910IPC-50 | EP910ILC-25 |
|---|---|---|
| Brand | Altera | Intel |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $13.85 | $9.95 |
| Product Type | Erasable Programmable Logic Device (EPLD) | β |
| Family | Altera Classic EPLD | EP910 Classic EPLD |
| Logic Capacity | [DATA_NEEDED: macrocell count / equivalent gates] | β |
| Propagation Delay (tPD) | 50 ns | 25 ns |
| Clock-to-Output (tCO) | 35 ns | β |
| Maximum Toggle Frequency | [DATA_NEEDED: fMAX] | β |
| User I/O Pins | 24 | 36 |
| Package | 40-pin Ceramic DIP (IPC, windowed) | 44-pin JLCC (windowed ceramic) |
| Supply Voltage (VCC) | 4.75 V to 5.25 V (5 V nominal) | β |
| Operating Temperature | -40C to +85C (industrial) | -40C to +85C (industrial) |
| Technology | CMOS EPROM cell | CMOS EPROM (UV-erasable) |
| Programming Method | Off-board EPROM programmer + UV erase | β |
| Erasure Method | UV light through ceramic window (IPC package) | β |
| Mounting Type | Through-Hole (DIP) | Surface Mount |
| RoHS Status | [DATA_NEEDED: not stated in verified data] | non_compliant (ceramic windowed package) |
| Macrocells | β | 24 |
| Internal Frequency (fMAX) | β | [DATA_NEEDED: fMAX rating] |
| Logic Blocks | β | Sum-of-products AND/OR array |
| Configuration Memory | β | Non-volatile EPROM (windowed ceramic) |
| Supply Voltage | β | 5 V |
| Development Tool | β | Altera MAX+PLUS II (legacy) |
| Lifecycle Status | β | Obsolete - last time buy was late 1990s |